This site uses cookies.
Some of these cookies are essential to the operation of the site,
while others help to improve your experience by providing insights into how the site is being used.
For more information, please see the ProZ.com privacy policy.
This person has a SecurePRO™ card. Because this person is not a ProZ.com Plus subscriber, to view his or her SecurePRO™ card you must be a ProZ.com Business member or Plus subscriber.
Affiliations
This person is not affiliated with any business or Blue Board record at ProZ.com.
English to Korean - Rates: 0.07 - 0.09 USD per word / 15 - 20 USD per hour Korean to English - Rates: 0.07 - 0.09 USD per character / 15 - 20 USD per hour
All accepted currencies
U. S. dollars (usd)
Payment methods accepted
PayPal, Wire transfer
Portfolio
Sample translations submitted: 1
Korean to English: Architecture for General field: Tech/Engineering Detailed field: Computers: Hardware
Source text - Korean "A"를 통해 시작된 NAND Control FSM의 programmability 부여라는 대 전제에 기반한 CEU Architecture는 일반적인 ALU 연산과 관련한 명령들과 NAND 특성에 최적화되면서 유동적인 명령들을 포함하면서 목표했던 응용력과 확장성을 지원하기에 적합한 XXX 만의 Control CPU 구조를 만들어 내었다.
"A"에서 정의된 CEUv1의 구조에서 성능 관련한 개선사항들을 수용하여 "B"의 일환으로 CEUv2 구조가 제시되었다. 이는 CEUv1에서의 NCU RS depth 제약에 의한 빈번하면서도 긴 stall의 상황을 극복하기 위함이었다. 또한 CEUv1에서 32bit bus로 정의된 FPM의 interface를 128bit bus로 늘리고, IF의 instruction cache line의 크기를 조정하여 N개의 CEU들의 경합에 의해 지연될 수 있는 instruction fetch latency를 최소화 하고자 하였다.
CEUv1과 CEUv2에서 얻어진 Architecture 맥락을 유지하면서 "C"과 같은 고성능 SSD에 적합한 NAND interface를 위한 programmable controller로의 확장을 위해 기존 구조의 장점은 수용하면서 동시에 단점을 개선하고자 한다.
이어지는 절에서 CEUv1에 대한 review를 하면서 최초 정의된 Micro-architecture의 이론적 배경을 소개한다. 이어지는 절에서 CEUv2에서 해결 및 개선된 내용을 언급한다. 마지막 절에서는 CEUv3에서 적용될 기술적 과제들에 대해 간략히 소개한다.
Translation - English CEU Architecture is based on NAND Control FSM’s programmability that started via "A". It optimizes commands which related to general ALU operation and NAND features and includes flexible commands to make XXX’s own Control CPU architecture support practical ability and extendability.
CEUv1 architecture defined in "A" accepts improvements on performance and suggests CEUv2 architecture as "B".
It recovers from a frequent and long stall state by NCU RS depth limitation in CEUv1. In addition, it increases FPM interface which is defined with 32 bit bus in CEUv1 and adjusts IF instruction cache line size to minimize instruction fetch latency that can be delayed by the number (N) of CEUs.
Maintaining architecture gained from CEUv1 and CEUv2, it accepts advantages of the existing structure and improves disadvantages to extend to programmable controller for the NAND interface for high performance SSD such as "C".
I will review CEUv1 and introduce the theorical background of Micro-architecture which has been initially defined. The next chapter will include solutions and improvements in CEUv2 and the last chapter will describe technical tasks to be applied in CEUv3.
More
Less
Translation education
Master's degree - University of Warwick
Experience
Years of experience: 26. Registered at ProZ.com: May 2008.
English to Korean (University of Warwick) Korean to English (University of Warwick)
Memberships
N/A
Software
Adobe Acrobat, Catalyst, Microsoft Excel, Microsoft Office Pro, Microsoft Word, Pagemaker, Trados Studio
Bio
Dear Sir/Madam
As can be seen from my CV I have over 15 years experience of translation and localization especially in IT area: Application program software, Antivirus software, and Mobile phone system etc.
The enclosed CV is only a brief summary of my qualifications. I would be pleased to expand on it with interview at your convenience. Please e-mail me at [email protected] for further discussion.
Expertise 
Portfolio